Skip to content

[bsp][n32] add H47X/H49X/H7XX driver support #11711

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
OnlyoutzZ wants to merge 2 commits into
base: master
Choose a base branch
from
+5,651 −1,999
Open

[bsp][n32] add H47X/H49X/H7XX driver support #11711

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
3a76b51
[bsp][n32] add H47X/H49X/H7XX driver support
OnlyoutzZ Aug 14, 2026
7fc58f3
style: format N32 driver code
OnlyoutzZ Aug 14, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions bsp/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -332,8 +332,8 @@ This document is based on the RT-Thread mainline repository and categorizes the
| [n32l43xrl-stb](n32/n32gxx_lxx/n32l43xrl-stb) | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | - | - | - | - | - | - | - | - | - |
| [n32wb45xl-evb](n32/n32gxx_lxx/n32wb45xl-evb) | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | - | - | - | - | - | - | - | - | - |
| [n32h760zil7-stb](n32/n32hxxx/n32h760zil7-stb) | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ | ✅ |
| [n32h497zgl7-evb](n32/n32hxxx/n32h497zgl7-evb) | ✅ | ✅ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| [n32h487zgl7-evb](n32/n32hxxx/n32h487zgl7-evb) | ✅ | ✅ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| [n32h497zgl7-evb](n32/n32hxxx/n32h497zgl7-evb) | ✅ | ✅ | - | ✅ | - | - | - | ✅ | - | - | - | - | - | - | - | ✅ | - | - | - |
| [n32h487zgl7-evb](n32/n32hxxx/n32h487zgl7-evb) | ✅ | ✅ | - | ✅ | - | - | - | ✅ | - | - | - | - | - | - | - | ✅ | - | - | - |


#### 🟡 NRF5x
Expand Down
119 changes: 119 additions & 0 deletions bsp/n32/n32hxxx/libraries/N32_Drivers/drivers/config/h47x_48x/can_config.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,119 @@
/*
* Copyright (c) 2006-2026, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*/

#ifndef __CAN_CONFIG_H__
#define __CAN_CONFIG_H__

#include <rtthread.h>
#include "n32h47x_48x_fdcan.h"

#ifdef __cplusplus
extern "C" {
#endif

struct n32_fdcan_config
{
const char *name;
FDCAN_Module *Instance;
uint32_t std_filter_size;
uint32_t ext_filter_size;
uint32_t rx_fifo0_size;
uint32_t rx_fifo0_data_bytes;
uint32_t rx_fifo1_size;
uint32_t rx_fifo1_data_bytes;
uint32_t rx_buffer_size;
uint32_t rx_buffer_data_bytes;
uint32_t tx_event_size;
uint32_t tx_buffer_size;
uint32_t tx_buffer_data_bytes;
uint32_t tx_fifo_queue_size;
uint32_t tx_fifo_queue_mode;
uint32_t tdc_offset;
uint32_t tdc_filter;
rt_bool_t tdc_enabled;
};

#define FDCAN_RESOURCE_CONFIG(number) \
.std_filter_size = BSP_FDCAN##number##_STD_FILTER_SIZE, \
.ext_filter_size = BSP_FDCAN##number##_EXT_FILTER_SIZE, \
.rx_fifo0_size = BSP_FDCAN##number##_RX_FIFO0_SIZE, \
.rx_fifo0_data_bytes = BSP_FDCAN##number##_RX_FIFO0_DATA_BYTES, \
.rx_fifo1_size = BSP_FDCAN##number##_RX_FIFO1_SIZE, \
.rx_fifo1_data_bytes = BSP_FDCAN##number##_RX_FIFO1_DATA_BYTES, \
.rx_buffer_size = BSP_FDCAN##number##_RX_BUFFER_SIZE, \
.rx_buffer_data_bytes = BSP_FDCAN##number##_RX_BUFFER_DATA_BYTES, \
.tx_event_size = BSP_FDCAN##number##_TX_EVENT_FIFO_SIZE, \
.tx_buffer_size = BSP_FDCAN##number##_TX_BUFFER_SIZE, \
.tx_buffer_data_bytes = BSP_FDCAN##number##_TX_BUFFER_DATA_BYTES, \
.tx_fifo_queue_size = BSP_FDCAN##number##_TX_FIFO_QUEUE_SIZE

#define FDCAN_INSTANCE_CONFIG(number) \
{ \
.name = "fdcan" #number, \
.Instance = FDCAN##number, \
FDCAN_RESOURCE_CONFIG(number), \
FDCAN##number##_MODE_CONFIG, \
FDCAN##number##_TDC_CONFIG, \
}

#define FDCAN_TX_FIFO_CONFIG(number) \
.tx_fifo_queue_mode = FDCAN_TX_FIFO_MODE
#define FDCAN_TX_QUEUE_CONFIG(number) \
.tx_fifo_queue_mode = FDCAN_TX_QUEUE_MODE
#define FDCAN_TDC_DISABLED_CONFIG(number) \
.tdc_enabled = RT_FALSE, .tdc_offset = 0, .tdc_filter = 0
#define FDCAN_TDC_ENABLED_CONFIG(number) \
.tdc_enabled = RT_TRUE, \
.tdc_offset = BSP_FDCAN##number##_TDC_OFFSET, \
.tdc_filter = BSP_FDCAN##number##_TDC_FILTER

#if defined(BSP_USING_FDCAN1)
#if defined(BSP_FDCAN1_TX_QUEUE_MODE)
#define FDCAN1_MODE_CONFIG FDCAN_TX_QUEUE_CONFIG(1)
#else
#define FDCAN1_MODE_CONFIG FDCAN_TX_FIFO_CONFIG(1)
#endif
#if defined(BSP_FDCAN1_USING_TDC)
#define FDCAN1_TDC_CONFIG FDCAN_TDC_ENABLED_CONFIG(1)
#else
#define FDCAN1_TDC_CONFIG FDCAN_TDC_DISABLED_CONFIG(1)
#endif
#define FDCAN1_CONFIG FDCAN_INSTANCE_CONFIG(1)
#endif

#if defined(BSP_USING_FDCAN2)
#if defined(BSP_FDCAN2_TX_QUEUE_MODE)
#define FDCAN2_MODE_CONFIG FDCAN_TX_QUEUE_CONFIG(2)
#else
#define FDCAN2_MODE_CONFIG FDCAN_TX_FIFO_CONFIG(2)
#endif
#if defined(BSP_FDCAN2_USING_TDC)
#define FDCAN2_TDC_CONFIG FDCAN_TDC_ENABLED_CONFIG(2)
#else
#define FDCAN2_TDC_CONFIG FDCAN_TDC_DISABLED_CONFIG(2)
#endif
#define FDCAN2_CONFIG FDCAN_INSTANCE_CONFIG(2)
#endif

#if defined(BSP_USING_FDCAN3)
#if defined(BSP_FDCAN3_TX_QUEUE_MODE)
#define FDCAN3_MODE_CONFIG FDCAN_TX_QUEUE_CONFIG(3)
#else
#define FDCAN3_MODE_CONFIG FDCAN_TX_FIFO_CONFIG(3)
#endif
#if defined(BSP_FDCAN3_USING_TDC)
#define FDCAN3_TDC_CONFIG FDCAN_TDC_ENABLED_CONFIG(3)
#else
#define FDCAN3_TDC_CONFIG FDCAN_TDC_DISABLED_CONFIG(3)
#endif
#define FDCAN3_CONFIG FDCAN_INSTANCE_CONFIG(3)
#endif

#ifdef __cplusplus
}
#endif

#endif /* __CAN_CONFIG_H__ */
Loading
Loading