System-Verilog-Learning

This repository documents System-Verilog learning with the help of combinational and sequential circuit designs along with simple testbenches for verification.