Actions: UCSBarchlab/PyRTL
Actions
69 workflow runs
69 workflow runs
concat to immediately concatenate Consts, returning a new …
Build and publish release
#123:
Commit 1a7c606
pushed
by
fdxmw
name_scope is a context manager that prepends prefixes to `WireVect…
Build and publish release
#122:
Commit d05a872
pushed
by
fdxmw
s) LogicNets from sign_extended and `…
Build and publish release
#121:
Commit 96fbc6f
pushed
by
fdxmw
output_to_verilog bug where inlined arithmetic expressions m…
Build and publish release
#120:
Commit 9454d07
pushed
by
fdxmw
windows-latest ru…
Build and publish release
#119:
Commit 82d8858
pushed
by
fdxmw
CompiledSimulation's arm64 multiplication macro. Ena…
Build and publish release
#116:
Commit 6134908
pushed
by
fdxmw
output_to_verilog's documentati…
Build and publish release
#112:
Commit c8b4971
pushed
by
fdxmw
CompiledSimulation concat bug. (#498)
Build and publish release
#111:
Commit baaf61f
pushed
by
fdxmw
ConsecutiveSlice optimizations to CompiledSimulation for ~4…
Build and publish release
#110:
Commit 34a4538
pushed
by
fdxmw
FastSimulation's handling of slice (s) LogicNets for ~…
Build and publish release
#109:
Commit 1c9ce1f
pushed
by
fdxmw
simple_func di…
Build and publish release
#108:
Commit d3eee38
pushed
by
fdxmw
rtllib documentation cleanup (#491)
Build and publish release
#106:
Commit 0139256
pushed
by
fdxmw
output_to_verilog, `output_verilog_testben…
Build and publish release
#103:
Commit f68c7ee
pushed
by
fdxmw
file=sys.stdout as a default argument and add more docum…
Build and publish release
#102:
Commit 0afe421
pushed
by
fdxmw