Skip to content

Fix an output_to_verilog bug where inlined arithmetic expressions might unintentionaly truncate. - #501

Merged
fdxmw merged 2 commits into
UCSBarchlab:developmentfrom
fdxmw:verilog
Jul 28, 2026
Merged

Fix an output_to_verilog bug where inlined arithmetic expressions might unintentionaly truncate.#501
fdxmw merged 2 commits into
UCSBarchlab:developmentfrom
fdxmw:verilog

Improve comments and documentation.

0c59ea0
Select commit
Loading
Failed to load commit list.
Sign in for the full log view

Annotations

1 warning
test (macos-latest)
succeeded Jul 28, 2026 in 1m 2s